

WHAT IS CLAIMED IS:

- 1           1.     A method, comprising:  
2           receiving a multicast packet to transmit to destination addresses;  
3           writing a payload of the multicast packet to at least one packet entry in a  
4     packet memory;  
5           generating headers for the destination addresses;  
6           generating at least one descriptor addressing the at least one packet entry in  
7     the packet memory including the payload to transmit to the destination addresses; and  
8           generating, for each destination address, at least one indicator including  
9     information on the generated header for the destination address and the at least one  
10    descriptor, wherein indicators for the destination addresses address the at least one  
11    descriptor.
  
- 1           2.     The method of claim 1, wherein the payload is written to multiple  
2     packet entries in the packet memory, wherein one descriptor is generated for each  
3     packet entry including the payload, and wherein one indicator is generated for each  
4     descriptor and destination address to which the payload in the packet entry addressed  
5     by the descriptor is transmitted.
  
- 1           3.     The method of claim 2, further comprising:  
2           for each destination address, setting a next handle in the indicators for the  
3     destination address to point to the indicator corresponding to the descriptor addressing  
4     a next entry in the packet memory including further payload data for the destination  
5     address.
  
- 1           4.     The method of claim 1, wherein the payload is written to one packet  
2     entry in the packet memory, wherein one descriptor is generated for the packet entry  
3     including the payload, and wherein one indicator is generated for each destination  
4     address to which the payload in the packet entry addressed by the descriptor is  
5     transmitted.

1           5.     The method of claim 1, further comprising:  
2           generating a handle for each generated indicator addressing the indicator in a  
3     queue.

1           6.     The method of claim 1, further comprising:  
2           using, for each destination address and indicator associated with the  
3     destination address, the information on the generated header in the at least one  
4     indicator for the destination address to access the header for the destination address;  
5     and  
6           transmitting, for each destination address and indicator associated with the  
7     destination address, the payload from the entry in the packet memory associated with  
8     the indicator and the accessed header for the destination address.

1           7.     The method of claim 6, further comprising:  
2           using, for each destination address, the header length and offset from the at  
3     least one indicator for the destination address to access the header for the destination  
4     address from the at least one entry in the packet memory addressed by the at least one  
5     descriptor identified in the at least one indicator for the destination address; and  
6           transmitting, for each destination address, the payload from the entry in the  
7     packet memory and the accessed header for the destination address.

1           8.     The method of claim 1, further comprising:  
2           writing the generated headers to each entry in the packet memory including  
3     packet payload, wherein the information on the header in one indicator for one  
4     destination address includes a header length and offset used to extract the header from  
5     the entry in the packet memory for the destination address for which the indicator is  
6     generated.

1           9.     The method of claim 8, wherein the indicator further includes  
2     information on a payload length and payload offset used to extract the payload from  
3     the entry for the destination address for which the indicator is generated, further  
4     comprising:  
5           using, for each destination address, the payload length and offset information  
6     in the at least one indicator for the destination address to access the payload from the

7 at least one entry in the packet memory addressed by the at least one descriptor  
8 identified in the at least one indicator for the destination address.

1 10. The method of claim 1, further comprising:  
2 writing to a local memory at least one handle for each destination address  
3 addressing the at least one indicator for the destination address; and  
4 writing the handles in the local memory to an output queue; and  
5 queuing the indicators corresponding to the handles in the output queue to at  
6 least one packet queue.

1 11. The method of claim 10, further comprising:  
2 writing to the local memory information on one output queue for the handle  
3 written to the memory indicating the output queue to which the destination packet  
4 generated from the indicator addressed by the handle is queued.

1 12. The method of claim 10, wherein a packet processing block performs  
2 the operations of writing the payload, generating the headers, generating the at least  
3 one descriptor, generating the at least one indicator, writing the handles to the local  
4 memory, and writing the handles to the output queue, and where a transmission block  
5 uses the handles to access the indicators for the destination address to send the  
6 payload to the destination addresses.

1 13. A system, comprising:  
2 a packet memory; and  
3 circuitry in communication with the packet memory and enabled to:  
4 (i) receive a multicast packet to transmit to destination addresses;  
5 (ii) write a payload of the multicast packet to at least one packet entry  
6 in the packet memory;  
7 (iii) generate headers for the destination addresses;  
8 (iv) generate at least one descriptor addressing the at least one packet  
9 entry in the packet memory including the payload to transmit to the destination  
10 addresses; and  
11 (v) generate, for each destination address, at least one indicator  
12 including information on the generated header for the destination address and

13           the at least one descriptor, wherein indicators for the destination addresses  
14           address the at least one descriptor.

1           14.    The system of claim 13, wherein the payload is written to multiple  
2   packet entries in the packet memory, wherein one descriptor is generated for each  
3   packet entry including the payload, and wherein one indicator is generated for each  
4   descriptor and destination address to which the payload in the packet entry addressed  
5   by the descriptor is transmitted.

1           15.    The system of claim 14, wherein the circuitry is enabled to:  
2           for each destination address, set a next handle in the indicators for the  
3   destination address to point to the indicator corresponding to the descriptor addressing  
4   a next entry in the packet memory including further payload data for the destination  
5   address.

1           16.    The system of claim 13, wherein the payload is written to one packet  
2   entry in the packet memory, wherein one descriptor is generated for the packet entry  
3   including the payload, and wherein one indicator is generated for each destination  
4   address to which the payload in the packet entry addressed by the descriptor is  
5   transmitted.

1           17.    The system of claim 13, wherein the circuitry is further enabled to:  
2           generate a handle for each generated indicator addressing the indicator in a  
3   queue.

1           18.    The system of claim 13, wherein the circuitry is further enabled to:  
2           use, for each destination address and indicator associated with the destination  
3   address, the information on the generated header in the at least one indicator for the  
4   destination address to access the header for the destination address; and  
5           transmit, for each destination address and indicator associated with the  
6   destination address, the payload from the entry in the packet memory associated with  
7   the indicator and the accessed header for the destination address.

1           19.     The system of claim 18, wherein the circuitry is further enabled to:  
2           use, for each destination address, the header length and offset from the at least  
3     one indicator for the destination address to access the header for the destination  
4     address from the at least one entry in the packet memory addressed by the at least one  
5     descriptor identified in the at least one indicator for the destination address; and  
6           transmit, for each destination address, the payload from the entry in the packet  
7     memory and the accessed header for the destination address.

1           20.     The system of claim 13, wherein the circuitry is further enabled to:  
2           write the generated headers to each entry in the packet memory including  
3     packet payload, wherein the information on the header in one indicator for one  
4     destination address includes a header length and offset used to extract the header from  
5     the entry in the packet memory for the destination address for which the indicator is  
6     generated.

1           21.     The system of claim 20, wherein the indicator further includes  
2     information on a payload length and payload offset used to extract the payload from  
3     the entry for the destination address for which the indicator is generated, wherein the  
4     circuitry is further enabled to:  
5           use, for each destination address, the payload length and offset information in  
6     the at least one indicator for the destination address to access the payload from the at  
7     least one entry in the packet memory addressed by the at least one descriptor  
8     identified in the at least one indicator for the destination address.

1           22.     The system of claim 13, further comprising:  
2           a local memory;  
3           wherein the circuitry is further enabled to:  
4                 (i) write to the local memory at least one handle for each destination  
5                 address addressing the at least one indicator for the destination address; and  
6                 (ii) write the handles in the local memory to an output queue; and  
7                 (iii) queue the indicators corresponding to the handles in the output  
8                 queue to at least one packet queue.

1           23.    The system of claim 22, wherein the circuitry is further enabled to:  
2           write to the local memory information on one output queue for the handle  
3           written to the memory indicating the output queue to which the destination packet  
4           generated from the indicator addressed by the handle is queued.

1           24.    The system of claim 22, wherein a packet processing block performs  
2           the operations of writing the payload, generating the headers, generating the at least  
3           one descriptor, generating the at least one indicator, writing the handles to the local  
4           memory, and writing the handles to the output queue, and where a transmission block  
5           uses the handles to access the indicators for the destination address to send the  
6           payload to the destination addresses.

1           25.    The system of claim 24, wherein the circuitry comprises a plurality of  
2           packet engines, wherein one packet engine executes the packet processing block and  
3           another packet engine executes the transmission block.

1           26.    A system, comprising:  
2           a switch fabric; and  
3           a plurality of line cards coupled to the switch fabric, wherein each line card  
4           includes a network processor, wherein each network processor includes:  
5           (i) a packet memory; and  
6           (ii) circuitry in communication with the packet memory and enabled to:  
7                 (a) receive a multicast packet to transmit to destination addresses;  
8                 (b) write a payload of the multicast packet to at least one packet entry  
9                 in the packet memory;  
10                (c) generate headers for the destination addresses;  
11                (d) generate at least one descriptor addressing the at least one packet  
12                entry in the packet memory including the payload to transmit to the destination  
13                addresses; and  
14                (e) generate, for each destination address, at least one indicator  
15                including information on the generated header for the destination address and  
16                the at least one descriptor, wherein indicators for the destination addresses  
17                address the at least one descriptor.

1           27.    The system of claim 26, wherein the payload is written to multiple  
2 packet entries in the packet memory, wherein one descriptor is generated for each  
3 packet entry including the payload, and wherein one indicator is generated for each  
4 descriptor and destination address to which the payload in the packet entry addressed  
5 by the descriptor is transmitted.

1           28.    The system of claim 26, wherein the circuitry is further enabled to:  
2 write the generated headers to each entry in the packet memory including  
3 packet payload, wherein the information on the header in one indicator for one  
4 destination address includes a header length and offset used to extract the header from  
5 the entry in the packet memory for the destination address for which the indicator is  
6 generated.

1           29.    An article of manufacture for transmitting packets, wherein the article  
2 of manufacture is in communication with a packet memory and causes operations to  
3 be performed, the operations comprising:  
4           receiving a multicast packet to transmit to destination addresses;  
5           writing a payload of the multicast packet to at least one packet entry in a  
6 packet memory;  
7           generating headers for the destination addresses;  
8           generating at least one descriptor addressing the at least one packet entry in  
9 the packet memory including the payload to transmit to the destination addresses; and  
10          generating, for each destination address, at least one indicator including  
11 information on the generated header for the destination address and the at least one  
12 descriptor, wherein indicators for the destination addresses address the at least one  
13 descriptor.

1           30.    The article of manufacture of claim 29, wherein the payload is written  
2 to multiple packet entries in the packet memory, wherein one descriptor is generated  
3 for each packet entry including the payload, and wherein one indicator is generated  
4 for each descriptor and destination address to which the payload in the packet entry  
5 addressed by the descriptor is transmitted.

1           31.    The article of manufacture of claim ~~32~~<sup>30</sup>, wherein the operations further  
2 comprise:

3           for each destination address, setting a next handle in the indicators for the  
4 destination address to point to the indicator corresponding to the descriptor addressing  
5 a next entry in the packet memory including further payload data for the destination  
6 address.

1           32.    The article of manufacture of claim 29, wherein the payload is written  
2 to one packet entry in the packet memory, wherein one descriptor is generated for the  
3 packet entry including the payload, and wherein one indicator is generated for each  
4 destination address to which the payload in the packet entry addressed by the  
5 descriptor is transmitted.

1           33.    The article of manufacture of claim 29, wherein the operations further  
2 comprise:  
3           generating a handle for each generated indicator addressing the indicator in a  
4 queue.

1           34.    The article of manufacture of claim 29, wherein the operations further  
2 comprise:  
3           using, for each destination address and indicator associated with the  
4 destination address, the information on the generated header in the at least one  
5 indicator for the destination address to access the header for the destination address;  
6 and  
7           transmitting, for each destination address and indicator associated with the  
8 destination address, the payload from the entry in the packet memory associated with  
9 the indicator and the accessed header for the destination address.

1           35.    The article of manufacture of claim 34, wherein the operations further  
2 comprise:  
3           using, for each destination address, the header length and offset from the at  
4 least one indicator for the destination address to access the header for the destination  
5 address from the at least one entry in the packet memory addressed by the at least one  
6 descriptor identified in the at least one indicator for the destination address; and



7 transmitting, for each destination address, the payload from the entry in the  
8 packet memory and the accessed header for the destination address.

1 36. The article of manufacture of claim 29, wherein the operations further  
2 comprise:  
3 writing the generated headers to each entry in the packet memory including  
4 packet payload, wherein the information on the header in one indicator for one  
5 destination address includes a header length and offset used to extract the header from  
6 the entry in the packet memory for the destination address for which the indicator is  
7 generated.

1 37. The article of manufacture of claim 36, wherein the indicator further  
2 includes information on a payload length and payload offset used to extract the  
3 payload from the entry for the destination address for which the indicator is generated,  
4 further comprising:  
5 using, for each destination address, the payload length and offset information  
6 in the at least one indicator for the destination address to access the payload from the  
7 at least one entry in the packet memory addressed by the at least one descriptor  
8 identified in the at least one indicator for the destination address.

1 38. The article of manufacture of claim 29, wherein the article of  
2 manufacture is further coupled to a local memory, wherein the operations further  
3 comprise:  
4 writing to the local memory at least one handle for each destination address  
5 addressing the at least one indicator for the destination address; and  
6 writing the handles in the local memory to an output queue; and  
7 queuing the indicators corresponding to the handles in the output queue to at  
8 least one packet queue.

1 39. The article of manufacture of claim 38, further comprising:  
2 writing to the local memory information on one output queue for the handle  
3 written to the memory indicating the output queue to which the destination packet  
4 generated from the indicator addressed by the handle is queued.

1           40.     The article of manufacture of claim 38, wherein a packet processing  
2     block performs the operations of writing the payload, generating the headers,  
3     generating the at least one descriptor, generating the at least one indicator, writing the  
4     handles to the local memory, and writing the handles to the output queue, and where a  
5     transmission block uses the handles to access the indicators for the destination address  
6     to send the payload to the destination addresses.